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Abstract—This paper proposes a voltage balancing method for
a seven-level stacked multicell converter (SMC) based on phase
disposition pulse-width modulation (PD-PWM) using reduced
switching transitions. This method is called optimal-transition
voltage balancing method. The selection of the optimal transition
sequence is performed by minimizing a cost function and the
transitions that would result in more switchings of the converter
semiconductor devices are avoided. The simulation results show
a signiﬁcant reduction of the average switching frequency as
compared to the use of the optimal-state voltage balancing
method, while maintaining the balance of the FC voltages.
Moreover, the proposed PD-PWM voltage balancing method is
robust to unbalanced linear loads, non-linear loads and transients.
Index Terms—Multilevel converter; Stacked multicell con-
verter; Capacitor voltage balancing; Pulse-width modulation.
I. INTRODUCTION
In the recent years, hybrid multilevel converters have been
introduced and are considered competitive solutions in high-
power applications [1]. They require to store less energy
than the popular multilevel topologies, i.e. the cascaded
multi-modular converter [2], the modular multilevel converter
(MMC) [3], the diode-clamped converter (DCC) [4], and
the ﬂying capacitor (FC) converter [5]. Hybrid multilevel
converters allow for higher voltage/power ratings, lower total
harmonic distortion (THD), and lower power losses, when
compared with the conventional two-level converter [6], [7]
and also with some of the popular multilevel topologies. Fig.
1 shows the stacked multicell converter (SMC) which is a
hybrid multilevel topology. The SMC is capable of providing
a higher number of voltage levels with reduced FCs than the
conventional multilevel FC converter.
Like in the other multilevel topologies, this newly hybrid
multilevel converter also requires capacitor voltage balancing
for the acceptable performance of the converter. In [9]–[15]
phase-shifted pulse width modulation (PS-PWM) was applied
to the SMC, which provides natural voltage balancing. How-
ever, natural voltage balance depends on the load conditions
and the dynamics slow down with different types of loads,
specially non-linear loads. Some references in [9]–[12] used
a booster to achieve faster voltage balancing dynamics. This
balance booster consists of a passive RLC ﬁlter and thus
introduces some power losses and makes the overall converter
large.
There are a few active voltage balancing methods found
in the technical literature [16]–[18]. In [16], a direct torque
control method was proposed. This method regulates the FC
voltage; however, no line-to-line voltage is shown and analyzed
in the paper. Another method was proposed in [17] which
uses a sliding mode observer. This method performs very
well and does not require any voltage sensors. However, the
method itself is complicated and requires a lot of computations.
Finally, an active voltage balancing method was proposed in
[16] for hybrid converters such as the active neutral-point-
clamped (ANPC) converter and the SMC. The method requires
evaluation of a cost function for the selection of the redundant
states using space vector modulation (SVM) in a four-level
SMC. The authors suggested increasing the number of voltage
levels to extend the operating range of the converter, which is
apparently not an optimal solution.
The solutions discussed above do not analyze the effect of
the voltage balancing process on the switching frequencies in
the power devices of the SMC. This paper presents a capacitor
voltage balancing method that uses reduced switching transi-
tions. Phase-disposition pulse-width modulation (PD-PWM) is
applied and voltage balance is performed by a proper selection
of the switching transitions by using a cost function. The
switching frequencies of the power devices are compared to the
optimal-state voltage balancing (OSVB) method [19], which
is based on optimizing the switching states independently and
it does not avoid the non-optimal switching transitions. The
modulation method proposed in this paper selects the minimum
transitions between consecutive states. It is therefore called
optimal-transition voltage balancing (OTVB) method. The
analysis shows that by using the OTVB method, a signiﬁcant
reduction in the switching frequencies can be achieved as
compared to OSVB. The voltage ripples in the FCs are also
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Fig. 1. Circuit diagram of a 3×2 SMC.
analyzed for the two voltage balancing methods.
The rest of the paper is organized as follows. Section II
describes the operating principle of a seven-level SMC and
the OSVB method. Section III introduces the OTVB method
for reducing the switching frequencies in the power devices.
Section IV presents selected simulation results to verify the
effectiveness of the proposed voltage balancing method on a
seven-level SMC. Also, switching frequencies on the power
devices and capacitor voltage ripples are compared with those
produced by the OSVB method. Finally, the conclusions are
summarized in Section V.
II. OPERATING PRINCIPLE OF THE SMC CONVERTER
Fig. 1 shows a circuit diagram of a phase-leg of a seven-
level SMC. It consists of three cells (Y = 3) of FC converter,
which are integrated to form two stages/stacks (Z = 2). It
is a 3x2 SMC topology. The converter comprises four FCs,
the upper FCs Cx12 and Cx22, are in the Stage 2, while
the lower FCs Cx11, Cx21 are in the Stage 1, where the
subscript x is used for phase identiﬁcation x={a, b, c}. The
dc bus consists of two capacitors C1 and C2, each of them is
regulated to operate at a half of the dc-link voltage (Vdc/2).
During normal operation, the mean voltage of the FCs Cx11
and Cx12 has to be maintained at Vdc/6, whereas it has to be
maintained at Vdc/3 for the FCs Cx21 and Cx22. The output
voltage vx0 consists of seven (3× 2+1) voltage levels, i.e. 0,
Vdc/6, Vdc/3, Vdc/2, 2Vdc/3, 5Vdc/6, Vdc. The switch control
function is deﬁned as sx yz , where y denotes the switch number
corresponding to a particular cell in the phase-leg x of the
SMC converter y = {1, ..., Y } (Y = 3), and z deﬁnes the
Stage z = {1, ..., Z} (Z = 2). The switch control functions
can take two values sx yz = {0, 1}, meaning “0” and “1” that
the switch is off and on, respectively. The switch pairs in each
phase leg (sx yz and sx yz) operate in a complementary manner.
The OSVB method is based on minimizing a cost function
for the Stage z, which is given as follows [18]–[20]:
Jxs z =
1
2
Y−1∑
j=1
Cxjz(vCxjz − V ∗Cxjz)2, (1)
where x identiﬁes the phase, and s is the switching state
s = {0, .., 7} of stage z. For example, Ja1 2 is the cost function
calculated for phase a (x = a), at Stage 2 (z = 2) and
Switching State 1 (s = 1), i.e. sa32 = 0, sa22 = 0, and
sa12 = 1. j is the index used for the identiﬁcation of each FC
j = {1, 2}, being Cxjz a particular FC and V ∗Cxjz its reference
voltage.
The cost function in (1) is positively deﬁned and it be-
comes zero if all the FC voltages are at the reference values.
Therefore, the cost function in (1) should be minimized. The
minimization process can be performed using a differentiating
method, which is given as:
d
dt
Jxs z =
d
dt
1
2
Y−1∑
j=1
Cxjz(vCxjz − V ∗Cxjz)2
=
Y−1∑
j=1
(ΔvCxjziCxjz) ≤ 0,
(2)
where ΔvCxjz is the voltage deviation of a FC (ΔvCxjz =
vCxjz − V ∗Cxjz), and iCxjz is the current in each FC, which
depends on the selected redundant switching state and load
current, as shown in Table I. When the modulator deﬁnes two
particular voltage levels for the following switching period at
Stage z, the cost function is evaluated for all redundant switch-
ing states available for those levels. Based on the calculated
values, the switching states that provide the minimum value
to the cost function are the ones selected and are used for the
gating signals.
It should be noted that the optimal switching states between
two consecutive voltage levels are selected independently one
from another. The OSVB method does not avoid the non-
optimal transitions, i.e. those transitions that produce more
switching events, thus resulting in higher switching frequencies
for the power devices. The OTVB proposed in this paper
overcomes this problem because it avoids the use of non-
optimal transitions.
III. PROPOSED VOLTAGE BALANCING METHOD
The switching transitions between consecutive voltage levels
of all the possible combinations of switching states from
000{0} to 111{7} are shown in Fig. 2. The transitions between
two switching states shown by solid lines are called optimum
transitions, as those transitions involve changing only one bit.
Therefore, they produce the minimum number of switching
events. On the other hand, the transitions represented by
dashed lines are non-optimal, as more than one bit changes
in the transition between consecutive levels. For example, a
minimum transition is produced when switching between the
States 001{1} and 101{5} (see Fig. 2), while the transition
between the States 001{1} and 110{6} is a non-optimal one.
Hence, if the non-optimal transitions are chosen, the switch-
ing frequencies of the power devices increase. Additional
switching events can be produced due to the transitions within
the same voltage level. Nevertheless, those transitions can be
avoided by using sawtooth carriers [20].
0 0 0 {0}
vx0 = 0
0 0 1 {1}
1 1 1 {7}
vx0 = Vdc/6 vx0 = Vdc/3 vx0 = Vdc/2
Non-optimal transitions
0 1 0 {2}
1 0 0 {4}
0 1 1 {3}
1 0 1 {5}
1 1 0 {6}
Fig. 2. Switching transitions between consecutive voltage levels of the Stage z.
TABLE I
3× 2 SMC CONVERTER: VOLTAGE LEVELS, SWITCHING STATES, FC
CURRENTS, AND EFFECTS ON THE FC VOLTAGES
Output
Switching States FC Currents FC voltages
Voltage
Level (vx0) sx3z sx2z sx1z st.# iCx2z iCx1z vCx2z vCx1z
4 Vdc
2
1 1 1 {7} 0 0 x x
3 Vdc
3
1 1 0 {6} 0 ix x ↑
1 0 1 {5} ix -ix ↑ ↓
0 1 1 {3} -ix 0 ↓ x
2 Vdc
6
1 0 0 {4} ix 0 ↑ x
0 1 0 {2} -ix ix ↓ ↑
0 0 1 {1} 0 -ix x ↓
1 0 0 0 0 {0} 0 0 x x
Note: The charging/discharging effects in the FC are given
assuming that ix is positive (ix > 0) with the following
notation:
↑ Capacitor voltage increases
↓ Capacitor voltage decreases
x No change in the capacitor voltage
Moreover, the switching frequencies of the power devices
can be further reduced by avoiding the non-optimal transi-
tions between consecutive levels. However, avoiding the non-
optimal transitions will worsen the FC voltage balance. This
effect is shown in the example in Table II, where three cases
are given. In the Case I, the converter is switching from State
001{1} to State 011{3}, and in Case II the switching is from
State 001{1} to State 101{5}. Both Cases I & II are optimal
transitions, however none of the ﬁnal states provide optimum
voltage balance, since the voltage in one of the FCs increases
and tends to go far beyond the reference value (capacitors
Cx2z and Cx1z in the Cases I and II, respectively). On the
other hand, in the Case III the switching transition is from State
001{1} to State 110{6}, which is a non-optimal one. However,
the State 110{6} is the best from the point of view of voltage
balancing, since none of the voltages in the FCs deviates
further from the reference values. Therefore, if this state is
TABLE II
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avoided because it produces additional switching transitions,
and either of the two states in Case I or II are chosen, the
voltage balancing will be less effective. This can be partially
compensated by using a modulation method that chooses the
optimal sequence considering the two states simultaneously,
and not only the optimal states separately. As a result, the FC
voltage balance will improve.
The cost function in [18], [20] is modiﬁed to select the
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Fig. 3. Carriers in PD-PWM.
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Fig. 4. Block diagram of the proposed OTVB method.
switching transitions between two states of different voltage
levels and is given as:
Jxi z−i+1 z = Jx,i zdi z + Jx,i+1 zdi+1 z, (3)
where x identiﬁes the phase (x = {a, b, c}), i is the ﬁrst state,
i + 1 is the second state, di z [0,1] is the duty cycle of the
ﬁrst state of the Stage z, and di+1 z [0,1] is the duty cycle of
the second state of the Stage z. As shown in Fig. 3, the duty
cycle of an output voltage level of the Stage z using PD-PWM
can be obtained as follows:
for 2
i
n− 1 − 1 ≤ vmx ≤ 2
i+ 1
n− 1 − 1 :
di z = (i+ 1)− (n− 1)vmx + 1
2
,
(4)
and for 2
i− 1
n− 1 − 1 ≤ vmx ≤ 2
i
n− 1 − 1 :
di z = (n− 1)vmx + 1
2
− (i− 1),
(5)
where n is the number of level and vmx is the modulation
signal that ranges in the interval [-1,1] under linear operation
mode. When vmx is positive z = 2, otherwise, z = 1. The
cost function of the transitions between two different voltage
levels is positively deﬁned, and if all the FC voltages are
regulated at their reference value, it becomes zero. Hence, in
order to achieve voltage balance, this cost function needs to be
minimized at any switching period using differentiation. Thus,
differentiating (3), the following expression is obtained:
d
dt
jxi z−i+1 z =
Y−1∑
j=1
ΔvCxjz(iCxjz,idi z + iCxjz,i+1di+1 z) ≤ 0,
(6)
where iCxjz,i and iCxjz,i+1 are the capacitor currents of the
corresponding states of the Stage z. They depend on the
load currents and the redundant switching states, as shown
in Table I. ΔvCxjz are the voltage deviations of the FCs
(ΔvCxjz = vCxjz − V ∗Cxjz).
When the modulator deﬁnes two particular voltage levels
for the following switching period at the Stage z, the cost
function is evaluated for all the redundant optimum switching
transitions available for those levels. Based on the calculated
values, the switching transition that provides the minimum
value to the cost function is selected. In order to avoid
additional switching events, all the non-optimal transitions
are disregarded in the selection process. Once the optimal
switching transition is selected, the two consecutive switching
states are determined, which deﬁne the gating signals of the
SMC. Fig. 4, shows a block diagram for the implementation
of the proposed voltage balance method.
IV. PERFORMANCE EVALUATION
In this section, the proposed voltage balancing method is
applied to a seven-level SMC in MATLAB/Simulink [21]
using PLECS Blockset [22]. In the simulations, the dc voltage
is Vdc = 100V and a linear RL Y-connected load (R =
44Ω, L = 6mH) is connected to the converter output. The
value of the FCs is C = 400μF. The fundamental and the
carrier frequencies are f = 50Hz and fs = 2kHz respectively.
The converter is tested with unbalanced load, non-linear load
and under transients.
The dynamic behavior of the proposed voltage balancing
method is shown in Fig. 5. In this test, an unbalanced condition
is introduced in the linear RL load (Ra = 8.8Ω, Rb =
79.2Ω, Rc = 44Ω). The line-to-line voltage vab and the capac-
itor voltages (vCa 11, vCb 12, vCb 21, and vCb 22) are shown in
Fig. 5(a). In the simulation, the initial capacitor voltages were
VCa 11 = 4V, VCa 12 = 22V, VCb 21 = 26V, VCb 22 = 50V
and regulated to the desired voltages, i.e. 16.67 V, 16.67 V,
33.33 V, and 33.33V respectively. One can observe that the
capacitor voltages reach their nominal values in about 20 ms.
Once in the steady-state condition, the modulation index m
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Fig. 5. The SMC is operated using the proposed OTVB method under unbalanced linear load. A step change in the modulation index from m = 0.4 to m = 0.9
occurs at 80ms and at 160ms a non-linear load is added: (a) line-to-line voltage (vab) and FC voltages (vCa11, vCa12, vCa21, and vCa22) (b) output currents
(ia, ib, and ic).
Fig. 6. Switching frequency of the power devices using the OTVB method.
Fig. 7. Switching frequency ratio (OTVB/OSVB) of the power devices.
Fig. 8. FC voltage ripples ratio OTVB/OSVB.
changes from 0.4 to 0.9. at 80 ms, and later at 160 ms a non-
linear load consisting of a three-phase diode rectiﬁer with a
dc-side load made of a capacitor and a resistor of 30μF and
88Ω, respectively, is added. It should be noted that during
these transients the capacitor voltages of the SMC are not
affected. Hence, the proposed voltage balance method proves
to be robust not only under steady-state operating conditions
with unbalanced and non-linear load but also under transients.
Fig. 6 shows the average switching frequency of the power
devices using the OTVB method. All possible relative current
phase angles and modulation indices have been considered.
In order to achieve the maximum amplitudes of the output
voltage fundamentals under linear mode, a zero sequence has
been added to the modulation signals of the converter. The zero
sequence is given by -(vmxmax+vmxmin)/2, where vmxmax
and vmxmin are the maximum and minimum values of the
modulation signals of the converter, respectively. As it can
be noticed in Fig. 6, the output current phase angle does not
signiﬁcantly affect the switching frequency.
Fig. 7 shows the switching frequency ratio of both voltage
balancing strategies, i.e. OTVB over OSVB, for all modulation
indices and load power factors. It can be remarked that with the
OTVB method there is a reduction of the switching frequency
of about 5% on average for high modulation indices. Such a
reduction in the switching frequency is signiﬁcantly larger for
low modulation indices.
Fig. 8 shows the FC voltage ripples ratio OTVB over OSVB.
It can be noted that with the OTVB method there is an increase
in the voltage ripples of about 50% on average for high
modulation indices. Such an increase in the voltage ripples
becomes smaller for low modulation indices.
In summary, using the OTVB method a reduction of about
5% of the switching frequencies in the power devices for
high modulation indices can be achieved at the expense of
increasing the FC voltage ripples.
V. CONCLUSION
This paper has presented a voltage balancing method for a
seven-level SMC using a reduced switching transition. This
method is based on calculating a cost function considering the
FC voltage deviations and the output currents. The proposed
cost function evaluates minimum switching transitions, i.e.
the two consecutive states between consecutive voltage levels.
Only the minimum switching transitions are evaluated and
the one that gives the lower value to the cost function is
selected. The proposed method has been implemented in a
seven-level SMC and tested against unbalanced loads, non-
linear loads and transients. It performs very well in regulating
the FC voltages to the desired levels. The results have been
compared with a modulation method that does not avoid non-
optimal transitions and optimizes switching states instead of
transitions, i.e. OSVB. Simulation results have been presented
that show that for high modulation indices, the average switch-
ing frequencies of the devices are reduced by about 5% when
using the proposed OTVB method. This reduction comes at
the cost of increasing the FC voltage ripples. Hence, there is a
tradeoff between switching frequency reduction and increased
FC voltage ripples.
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